SEMICロNロபСTロマ®

## SPT7722

## 8－bit， 250 MSPS A／D Converter with Demuxed Outputs

## Features

－TTL／CMOS／PECL input logic compatible
－High conversion rate： 250 MSPS
－Single +5 V power supply
－Very low power dissipation： 425 mW
－ 350 MHz full power bandwidth
－Power－down mode： 24 mW
－＋3．0V／＋5．0V（LVCMOS）digital output logic compatibility
－Single／demuxed output ports selectable
－Improved replacement for AD9054

## Applications

－RGB video processing
－Digital communications
－High－speed instrumentation
－Digital Sampling Oscilloscopes（DSO）
－Projection display systems

## Description

The SPT7722 is a high－speed，8－bit analog－to－digital converter implemented in an advanced BiCMOS process．It is a performance－enhanced version of the SPT7721，offering better linearity and dynamic performance．An advanced folding and interpolating architecture provides both a high conversion rate and very low power dissipation of only 425 mW ．The analog inputs can be operated in either single－ended or differential input mode．A 2.5 V common mode reference is provided on chip for the single－ended input mode to minimize external components．

The SPT7722 digital outputs are demuxed（double－wide）with both dual－channel and single－channel selectable output modes．Demuxed mode supports either parallel aligned or interleaved data output．The output logic is both +3.0 V and +5.0 V compatible．The SPT7722 is available in a 44－lead TQFP surface mount package over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ．

## Block Diagram



Absolute Maximum Ratings (beyond which damage may occur) ${ }^{1} 25^{\circ} \mathrm{C}$

| Parameter | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltages |  |  |  |
| AV VCC |  | +6 | V |
| OV |  | +6 | V |
| Input Voltages |  |  |  |
| Analog Inputs | -0.5 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| Digital Inputs | -0.5 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| Temperature |  |  |  |
| Operating Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. Operation at any absolute maximum rating is not implied.

See Electrical Specifications table for proper nominal applied conditions in typical applications.

## Electrical Specifications

$\left(T_{A}=T_{\text {Min }}\right.$ to $T_{\text {Max }}, A V_{C C}=+5 \mathrm{~V}, O V_{D D}=+5 \mathrm{~V}, f_{\text {clk }}=250 \mathrm{MHz}, 50 \%$ duty cycle,
$f_{\mathrm{IN}}=70 \mathrm{MHz}$, dual channel mode; unless otherwise noted)

| Parameter | Conditions | Test Level | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 |  | bits |
| DC Performance ( $f \mathrm{IN}=1 \mathrm{kHz}$ ) |  |  |  |  |  |  |
| Differential Linearity Error (DLE) | $+25^{\circ} \mathrm{C}$ | VI | -0.68 | $\pm 0.4$ | 0.68 | LSB |
|  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | IV | -0.95 | $\pm 0.7$ | 0.95 | LSB |
| Integral Linearity Error (ILE) | $+25^{\circ} \mathrm{C}$ | VI |  | $\pm 1.2$ | $\pm 1.90$ | LSB |
|  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | IV |  | $\pm 1.4$ | $\pm 2.15$ | LSB |
| No Missing Codes @ 250 MSPS |  | VI | Guaranteed |  |  |  |
| Analog Input |  |  |  |  |  |  |
| Input Voltage Range | with respect to $\mathrm{V}_{\mathrm{IN}^{-}}$ | V |  | $\pm 512$ |  | mV pp |
| Input Common Mode ( $\mathrm{V}_{\mathrm{CM}}$ ) |  | IV | 2.0 | 2.5 | 3.0 | V |
| Input Bias Current | $+25^{\circ} \mathrm{C}$ | V |  | 13 |  | $\mu \mathrm{A}$ |
| Input Resistance | $+25^{\circ} \mathrm{C}$ | V |  | 50 |  | $\mathrm{k} \Omega$ |
| Input Capacitance | $+25^{\circ} \mathrm{C}$ | V |  | 5 |  | pF |
| Input Bandwidth | $+25^{\circ} \mathrm{C}(-3 \mathrm{~dB}$ of FS) | V |  | 350 |  | MHz |
| Gain Error | $+25^{\circ} \mathrm{C}$ | VI | -7.5 |  | +3.5 | \%FS |
| Offset Error | $+25^{\circ} \mathrm{C}$ | VI | -5 |  | +5 | LSB |
| Offset Power Supply Rejection Ratio | $\mathrm{AV}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | V |  | <1 |  | LSB |
| Timing Characteristics |  |  |  |  |  |  |
| Conversion Rate |  | IV | 25 | 250 |  | MSPS |
| Output Delay (Clock-to-Data) ( $t_{\text {pd1 }}$ ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | IV | 7.0 | 8 | 9.4 | ns |
| Output Delay Tempco |  | V |  | 16 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |
| Aperture Delay Time ( tap ) |  | V |  | 0.3 |  | ns |
| Aperture Jitter Time |  | V |  | 2.0 |  | ps-RMS |

NOTE: All electrical characteristics are subject to the following condition:
All parameters having $\mathrm{min} / \mathrm{max}$ specifications are guaranteed. The Test Level column indicates the specific devices testing actually performed during production and quality assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

## Electrical Specifications

$\left(T_{A}=T_{\text {Min }}\right.$ to $T_{\text {Max }}, A V_{C C}=+5 \mathrm{~V}, O V_{D D}=+5 \mathrm{~V}, f_{\text {clk }}=250 \mathrm{MHz}, 50 \%$ duty cycle,
$f_{\mathrm{IN}}=70 \mathrm{MHz}$, dual channel mode; unless otherwise noted)

| Parameter | Conditions | Test Level | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pipeline Delay (Latency) |  |  |  |  |  |  |
| Single Channel Mode |  | V |  | 2.5 |  | Cycle |
| Demuxed Interleaved Mode |  | V |  | 2.5 |  | Cycle |
| Demuxed Parallel Mode |  |  |  |  |  |  |
| Channel B |  | V |  | 2.5 |  | Cycle |
| Channel A |  | V |  | 3.5 |  | Cycle |
| CLK to DCLK ${ }_{\text {OUT }}$ Delay Time |  |  |  |  |  |  |
| Single Channel Mode ( tpd 2 ) $^{\text {a }}$ |  | IV | 5.0 | 5.18 | 5.3 | ns |
| Dual Channel Mode ( $t_{\text {pd3 }}$ ) |  | IV | 5.6 | 5.73 | 5.9 | ns |
| Output Delay (Clock to DClock) |  | V |  | 18.1 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |
| Dynamic Performance |  |  |  |  |  |  |
| Effective Number of Bits (ENOB) |  |  |  |  |  |  |
| $f_{\text {IN }}=70 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ | VI | 6.4 | 7.0 |  | Bits |
| $f_{\text {IN }}=70 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | IV | 6.25 | 6.8 |  | Bits |
| Signal-to-Noise Ratio (SNR) |  |  |  |  |  |  |
| $f_{\text {IN }}=70 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ | VI | 44.3 | 46.1 |  | dB |
| $f_{\text {IN }}=70 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | IV | 42.6 | 45.4 |  | dB |
| Total Harmonic Distortion (THD) |  |  |  |  |  |  |
| $f_{\text {IN }}=70 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ | VI |  | -47 | -41.5 | dB |
| $f_{\text {IN }}=70 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | IV |  | -45.5 | -40.3 | dB |
| Signal-to-Noise \& Distortion (SINAD) |  |  |  |  |  |  |
| $f_{\mathrm{IN}}=70 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ | VI | 40.2 | 43.7 |  | dB |
| $f_{\text {IN }}=70 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | IV | 39.3 | 42.8 |  | dB |
| Power Supply Requirements |  |  |  |  |  |  |
| $\mathrm{AV}_{\text {CC }}$ Voltage (Analog Supply) |  | IV | 4.75 | 5.0 | 5.25 | V |
| OV ${ }_{\text {DD }}$ Voltage (Digital Supply) |  | IV | 2.75 |  | 5.25 | V |
| $\mathrm{AV}_{\text {CC }}$ Current |  | VI |  | 85 | 110 | mA |
| $\mathrm{AV}_{\mathrm{CC}}$ Current Powerdown | $+25^{\circ} \mathrm{C}$ | VI |  | 4.8 | 5.5 | mA |
| OV ${ }_{\text {DD }}$ Current | OV ${ }_{\text {DD }}=3.0 \mathrm{~V}, 10 \mathrm{pF}$ load |  |  |  |  |  |
| Single Mode |  | V |  | 35 |  | mA |
| Parallel Mode |  | V |  | 55 |  | mA |
| Interleave Mode |  | V |  | 55 |  | mA |
| Power Dissipation |  | VI |  | 425 | 550 | mW |
| Common Mode Reference Output |  |  |  |  |  |  |
| Voltage |  | VI | 2.44 | 2.5 | 2.56 | V |
| Voltage Tempco |  | V |  | 84 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Output Impedance | $\mathrm{l}_{\text {OUT }}= \pm 50 \mu \mathrm{~A}$ | V |  | 1.07 |  | $\mathrm{k} \Omega$ |
| Power Supply Rejection Ratio |  | V |  | 47.5 |  | $\mathrm{mV} / \mathrm{V}$ |

NOTE: All electrical characteristics are subject to the following condition:
All parameters having $\mathrm{min} / \mathrm{max}$ specifications are guaranteed. The Test Level column indicates the specific devices testing actually performed during production and quality assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

## Electrical Specifications

$\left(T_{A}=T_{\text {Min }}\right.$ to $T_{\text {Max }}, A V_{C C}=+5 \mathrm{~V}, O V_{D D}=+5 \mathrm{~V}, f_{\text {clk }}=250 \mathrm{MHz}, 50 \%$ duty cycle,
$f_{\mathrm{IN}}=70 \mathrm{MHz}$, dual channel mode; unless otherwise noted)

| Parameter | Conditions | Test Level | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock and Reset Inputs | (Diff \& Single-Ended) |  |  |  |  |  |
| Diff Signal Amplitude (VIIFF) |  | IV | 400 |  |  | mV pp |
| Diff High Input Voltage ( $\mathrm{V}_{\text {IHD }}$ ) |  | IV | 1.4 |  | $\mathrm{AV}_{\text {cc }}$ | V |
| Diff Low Input Voltage (VILD) |  | IV | 0 |  | 3.9 | V |
| Diff Common Mode Input ( $\mathrm{V}_{\text {CMD }}$ ) |  | IV | 1.2 |  | 4.1 | V |
| SE High Input Voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) |  | IV | 1.8 |  |  | V |
| SE Low Input Voltage ( $\mathrm{V}_{\text {IL }}$ ) |  | IV | 0 |  | 1.2 | V |
| Input Current High ( $\mathrm{l}_{\text {IH }}$ ) | $\mathrm{V}_{\text {ID }}=1.5 \mathrm{~V}$ | VI | -100 | 43 | +100 | $\mu \mathrm{A}$ |
| Input Current Low (1/1) | $\mathrm{V}_{\mathrm{ID}}=1.5 \mathrm{~V}$ | VI | -100 | 43 | +100 | $\mu \mathrm{A}$ |
| Power Down \& Mode Control Inputs | (Single-Ended) |  |  |  |  |  |
| High Input Voltage |  | IV | 2.0 |  | $\mathrm{AV}_{\text {cc }}$ | V |
| Low Input Voltage |  | IV | 0 |  | 1.0 | V |
| Max Input Current Low |  | VI | -100 | 0.5 | +100 | $\mu \mathrm{A}$ |
| Max Input Current High <4.0V |  | VI | -100 | 50 | +100 | $\mu \mathrm{A}$ |
| Digital Outputs |  |  |  |  |  |  |
| Logic "1" Voltage | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ | VI | $\mathrm{OV}_{\mathrm{DD}-0.2}$ |  |  | V |
| Logic "0" Voltage | $\mathrm{IOL}^{\text {a }}$ + +1.6 mA | VI |  |  | 0.2 | V |
| $\mathrm{T}_{\mathrm{R}} / \mathrm{T}_{F}$ Data | 10pF load |  |  |  |  |  |
|  | $\mathrm{OV}_{\mathrm{DD}}=3 \mathrm{~V}$ | V |  | 3.3/3.0 |  | ns |
|  | $\mathrm{OV}_{\mathrm{DD}}=5 \mathrm{~V}$ | V |  | 2.3/1.9 |  | ns |
| $\mathrm{T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}$ DCLK | 10pF load |  |  |  |  |  |
|  | $\mathrm{OV}_{\mathrm{DD}}=3 \mathrm{~V}$ | V |  | 1.2/1.0 |  | ns |
|  | $\mathrm{OV}_{\mathrm{DD}}=5 \mathrm{~V}$ | V |  | 0.7/0.6 |  | ns |

NOTE: All electrical characteristics are subject to the following condition:
All parameters having $\mathrm{min} /$ max specifications are guaranteed. The Test Level column indicates the specific devices testing actually performed during production and quality assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

## test level codes:

| Level | Test Procedure |
| :---: | :--- |
| I | $100 \%$ production tested at the specified temperature. |
| II | $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and sample tested at the specified temperatures. |
| II | QA sample tested only at the specified temperatures. |
| IV | Parameter is guaranteed (but not tested) by design and characterization data. |
| V | Parameter is a typical value for information purposes only. |
| VI | $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Parameter is guaranteed over specific temperature range. |

## Typical Operating Characteristics

$\left(T_{A}=T_{\text {Min }}\right.$ to $T_{\text {Max }}, A V_{C C}=+5 \mathrm{~V}, O V_{D D}=+5 \mathrm{~V}, f_{\mathrm{clk}}=250 \mathrm{MHz}, 50 \%$ duty cycle,
$f_{\mathrm{IN}}=70 \mathrm{MHz}$, dual channel mode; unless otherwise noted)


DLE vs. $\mathrm{AV}_{\mathrm{Cc}}$


SNR, SINAD vs. Sample Rate


SNR, SINAD vs. Temperature





## Typical Operating Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{Min}}\right.$ to $\mathrm{T}_{\mathrm{Max}}, \mathrm{AV}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=+5 \mathrm{~V}, f_{\mathrm{clk}}=250 \mathrm{MHz}, 50 \%$ duty cycle,
$f_{\text {IN }}=70 \mathrm{MHz}$, dual channel mode; unless otherwise noted)





## Theory of Operation

The SPT7722 is a three-step subranger. It consists of two THAs in series at the input, followed by three ADC blocks. The first block is a three-bit folder with over/under range detection. The second block consists of two single-bit folding interpolator stages. There are pipelining THAs between each ADC block.

The analog decode functions are the input buffer, input THAs, three-bit folder, folding interpolators, and pipelining THAs. The input buffer enables the part to withstand rail-torail input signals without latchup or excessive currents and also performs single-ended to differential conversion. All of the THAs have the same basic architecture. Each has a differential pair buffer followed by switched emitter followers driving the hold capacitors. The input THA also has hold mode feedthrough cancellation devices.

The three MSBs of the ADC are generated in the first threebit folder block, the output of which drives a differential reference ladder which also sets the full-scale input range. Differential pairs at the ladder taps generate midscale, quarter and three-quarter scale, overrange, and underrange. Every other differential pair collector is cross-coupled to generate the eighth scale zero crossings. The middle ADC block generates two bits from the folded signals of the previous stages after pipeline THAs. Its outputs drive more pipeline THAs to push the decoding of the three LSBs to the next half clock cycle. The three LSBs are generated in interpolators that are latched one full clock cycle after the MSBs.

The digital decode consists of comparators, exclusive of cells for gray to binary decoding, and/or cells used for mostly over/under range logic. There is a total of 2.5 clock cycles latency before the output bank selection. In order to reduce sparkle codes and maintain sample rate, no more than three bits at a time are decoded in any half clock cycle.

The output data mode is controlled by the state of the demux mode inputs. There are three output modes:

- All data on bank A with clock rate limited to one-half maximum
- Interleaved mode with data alternately on banks A and B on alternate clock cycles
- Parallel mode with bank A delayed one cycle to be synchronous with bank B every other clock cycle

If necessary, the input clock is divided by two. The divided clock selects the correct output bank. The user can synchronize with the divided clock to select the desired output bank via the differential RESET input.

The output logic family is CMOS with output $\mathrm{OV}_{\mathrm{DD}}$ supply adjustable from 2.7 V to 5.25 V . There are also differential clock output pins that can be used to latch the output data in single bank mode or to indicate the current output bank in demux mode.

Finally, a power-down mode is available, which causes the outputs to become tri-state, and overall power is reduced to about 24 mW . There is a 2 V reference to supply common mode for single-ended inputs that is not shut down in powerdown mode.


Figure 1. Single Mode Timing Diagram


Figure 2. Dual Mode Timing Diagram


Figure 3. Typical Interface Circuit


Figure 4. CLK and Reset Equivalent Circuit (without ESD Diodes)


## Typical Interface Circuit

Very few external components are required to achieve the stated device performance. Figure 3 shows the typical interface requirements when using the SPT7722 in normal circuit operation. The following sections provide descriptions of the major functions and outline performance criteria to consider for achieving the optimal device performance.

## Analog Input

The input of the SPT7722 can be configured in various ways depending on whether a single-ended or differential input is desired.

The AC-coupled input is most conveniently implemented using a transformer with a center-tapped secondary winding. The center tap is connected to the $\mathrm{V}_{\mathrm{CM}}$ pin as shown in Figure 3. To obtain low distortion, it is important that the selected transformer does not exhibit core saturation at the full-scale voltage. Proper termination of the input is important for input signal purity. A small capacitor across the input attenuates kickback noise from the internal track-and-hold.

Figure 6 illustrates a solution (based on operational amplifiers) that can be used if a DC-coupled single-ended input is desired.

Figure 5. Analog Input Equivalent Circuit


Figure 6. DC-Coupled Single-Ended to Differential Conversion (power supplies and bypassing are not shown)

## Input Protection

All I/O pads are protected with an on-chip protection circuit. This circuit provides ESD robustness and prevents latchup under severe discharge conditions without degrading analog transmission times.

## Power Supplies and Grounding

The SPT7722 is operated from a single power supply in the range of 4.75 V to 5.25 V . Normal operation is suggested to be 5.0 V . All power supply pins should be bypassed as close to the package as possible. The analog and digital grounds should be connected together with a ferrite bead as shown in the typical interface circuit and as close to the ADC as possible.

## Power-Down Mode

To save on power, the SPT7722 incorporates a power-down function. This function is controlled by the signal on pin PD. When pin PD is set high, the SPT7722 enters the power-down mode. All outputs are set to high impedance. In the powerdown mode the SPT7722 dissipates 24 mW typically.

## Common-Mode Voltage Reference Circuit

The SPT7722 has an on-board common-mode voltage reference circuit $\left(\mathrm{V}_{\mathrm{CM}}\right)$. It is 2.5 V and is capable of driving $50 \mu \mathrm{~A}$ loads typically. The circuit is commonly used to drive the center tap of the RF transformer in fully differential applications. For single-ended applications, this output can be used to provide the level shifting required for the single-to-differential converter conversion circuit. Bypass $\mathrm{V}_{\mathrm{CM}}$ to AGND by external $0.01 \mu \mathrm{~F}$ capacitor, as shown in Figure 3.

## Clock Input

The clock input on the SPT7722 can be driven by either a single-ended or double-ended clock circuit and can handle TTL, PECL, and CMOS signals. When operating at high sample rates it is important to keep the pulse width of the clock signal as close to $50 \%$ as possible. For TTL/CMOS sin-gle-ended clock inputs, the rise time of the signal also becomes an important consideration.

## Digital Outputs

The output circuitry of the SPT7722 has been designed to be able to support three separate output modes. The demuxed (double-wide) mode supports either parallel aligned or interleaved data output. The single-channel mode is not demuxed and can support direct output at speeds up to 125 MSPS. The output format is straight binary (table 1).

## Table 1. Output Data Format

| Analog Input | Output Code D7-D0 |
| :---: | :---: |
| + FS | 11111111 |
| + FS -1 LSB | $1111111 \varnothing$ |
| +1 FS | $1000000 \varnothing$ |
| $-F S+1$ LSB | $0000000 \varnothing$ |
| $-F S$ | 00000000 |

$\varnothing$ indicates the flickering bit between logic 0 and 1
The data output mode is set using the DMODE1 and $\mathrm{DMODE}_{2}$ inputs (pins $32 \& 31$ respectively). Table 2 describes the mode switching options.

Table 2. Output Data Modes

| Output Mode | DMODE $_{1}$ | DMODE $_{2}$ |
| :--- | :---: | :---: |
| Parallel Dual Channel Output | 0 | 0 |
| Interleaved Dual Channel Output | 0 | 1 |
| Single Channel Data Output <br> (Bank A only 125 MSPS max) | 1 | X |

## Evaluation Board

The EB7721/22 evaluation board is available to aid designers in demonstrating the full performance of the SPT7722. This board includes a clock driver and reset circuit, adjustable references and common mode, a single-ended to differential input buffer and a single-ended to differential transformer (1:1). An application note (AN7722) describing the operation of this board, as well as information on the testing of the SPT7722, is also available. Contact the factory for price and availability of the EB7722.

## Pin Assignments



## Pin Definitions

| Pin Name | Pin Number | Pin Function Description |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}{ }^{+}$ | 40 | Non-Inverted Analog Input; nominally $1 \mathrm{~V}_{\mathrm{PP}}$; 100 k pullup to $\mathrm{V}_{\mathrm{CC}}$ and 100 k pulldown to AGND , internally |
| $\mathrm{V}_{\text {IN }}{ }^{-}$ | 39 | Inverted Analog Input; nominally $1 \mathrm{~V}_{\mathrm{PP}}$; 100 k pullup to $\mathrm{V}_{\mathrm{CC}}$ and 100 k pulldown to AGND, internally |
| $\mathrm{DA}_{0}-\mathrm{DA}_{7}$ | 16-9 | Data Output Bank A; 3V/5V LVCMOS compatible |
| $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | 19-26 | Data Output Bank B; 3 V/5V LVCMOS compatible |
| DCLK ${ }_{\text {OUT }}$ | 28 | Non-Inverted Data Output Clock; 3V/5V LVCMOS compatible |
| $\overline{\text { DCLK }}$ OUT | 27 | Inverted Data Output Clock; 3V/5V LVCMOS compatible |
| CLK | 4 | Non-Inverted Clock Input Pin; 100k pulldown to AGND, internally |
| $\overline{\text { CLK }}$ | 3 | Inverted Clock Input Pin; 17.5 k pullup to $\mathrm{V}_{\mathrm{CC}}$ and 7.5 k pulldown to AGND, internally |
| RESET | 5 | RESET synchronizes the data sampling and data output bank relationship when in Dual Channel Mode ( $\mathrm{DMODE}_{1}=0$ ); 100k pulldown to AGND, internally |
| RESET | 6 | Inverted RESET Input Pin; 17.5k pullup to $\mathrm{V}_{\text {CC }}$ and 7.5 pulldown to AGND, internally |
| DMODE $_{1,2}$ | 32, 31 | Internally: |
|  |  | 100k pulldown to AGND on $\mathrm{DMODE}_{1}$ <br> 50 k pullup to $\mathrm{V}_{\mathrm{CC}}$ on $\mathrm{DMODE}_{2}$ <br> Data Output Mode Pins: <br> DMODE $_{1}=0$, DMODE $_{2}=0$ : Parallel Dual Channel Output <br> DMODE $_{1}=0$, DMODE $_{2}=1$ : Interleaved Dual Channel Output <br> DMODE $_{1}=1$, DMODE $_{2}=\mathrm{X}$ : Single Channel Data Output on Bank A <br> ( 125 MSPS max) |
| PD | 2 | Power Down Pin; PD = 1 for power-down mode. Outputs set to high impedance in power-down mode; 100k pulldown to AGND, internally |
| $\mathrm{V}_{\mathrm{CM}}$ | 37 | 2.5V Common Mode Voltage Reference Output |
| $\mathrm{AV}_{\mathrm{CC}}$ | 35, 36, 42, 43 | +5V Analog Supply |
| $\mathrm{OV}_{\mathrm{DD}}$ | 7, 17, 30 | +3V/+5V Digital Output Supply |
| AGND | $\begin{aligned} & 1,33,34, \\ & 38,41,44 \\ & \hline \end{aligned}$ | Analog Ground |
| DGND | 8, 18, 29 | Digital Ground |

## Ordering Information

| Model | Part Number | Package |
| :--- | :---: | :---: |
| SPT7722 | SPT7722SIT | TQFP-44 |

Temperature range for all parts: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Package Dimensions



| TQFP-44 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | INCHES |  |  | MILLIMETERS |  |  |
| SYMBOL | MIN | TYP | MAX | MIN | TYP | MAX |
| A |  | 0.472 |  |  | 12.00 |  |
| B |  | 0.394 |  |  | 10.00 |  |
| C |  | 0.394 |  |  | 10.00 |  |
| D |  | 0.472 |  |  | 12.00 |  |
| E |  | 0.031 |  |  | 0.80 |  |
| F | 0.012 |  | 0.018 | 0.300 |  | 0.45 |
| G | 0.053 |  | 0.057 | 1.35 |  | 1.45 |
| H | 0.002 |  | 0.006 | 0.05 |  | 0.15 |
| I | 0.018 |  | 0.030 | 0.45 |  | 0.75 |
| J |  | 0.039 |  |  | 1.00 |  |
| K |  | $0-7{ }^{\circ}$ |  |  | $0-7{ }^{\circ}$ |  |

[^0] LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[^0]:    DISCLAIMER
    FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICES TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY

